Product Design & Development

Low Jitter

Friday, June 12, 2009
 Share
[-] Text [+]  
Loading...

Low Jitter

Analog Devices (ADI) (Norwood, MA) announces the 6- and 12-channel, compact clock buffers for high-speed applications requiring low jitter. ADI’s 12-channel ADCLK954 LVPECL and ADCLK854 LVDS/CMOS and 6-channel ADCLK946 LVPECL and ADCLK846 LVDS clock fanout buffers provide up to four times as many clock channels on a single chip. Features include:  

  • Jitter from 75 fs (LVPECL) to 100 fs (LVDS).
  • A low 9-ps skew (ADCLK9xx).
  • 24 CMOS channels (ADCL854).
  • 2 selectable differential inputs equipped with 100-ohm on-chip termination resistors (ADCLK954).
  • A timing performance at 100-fs jitter (ADCLK854 and ADLCK846).
  • A low power of 12-mW per channel @ 100-MHz operation.
  • 2 selectable inputs with sleep-mode (ADCLK853).

For more information visit www.analog.com

ADVERTISEMENT

JOIN THE DISCUSSION
Rate Article:  Average 0 out of 5
register or log in to comment on this article!

0 Comments

Add Comment

Text Only 2000 character limit

Page 1 of 1

At Issue

How To Google Your Way Into A New Job
Masha V. Petrova, founder/CEO, MVP Modeling Solutions
Her WineRack
David Mantey, Editor, PD&D
Banging My Head Against The Wall
Anna Wells, Editor, IMPO

Quick Links

Site Sponsors


Most Viewed

Videos & Webcasts

Illinois Education Part 3 11/6/2009
Senator Dan Cronin concludes his interview on the importance of MSSC Certification.   Continue
Illinois Education Part 2 11/6/2009
Dan Cronin continues his interview with Sylvia Wetzel, Chief Learning Officer, Bison Gear & Engineering Corp., and Lisa N. Dassault, President, Multicultural Interfaces, Inc.   Continue
Illinois Education Part 1 11/6/2009
Senator Dan Cronin sits down with Leo Reddy, CEO, Manufacturing Skill Standards Council, and Martin Swarbrick, President & CEO, Bison Gear & Engineering Corp.   Continue

Advantage Business Media© Copyright 2009 Advantage Business Media
Privacy Policy | Terms & Conditions | Advertise With Us | Login | Register